Verilog is need to describe circuits

For example, here's an FPGA chip with inputs ? outputs



Inside you wound to instantiale a circuit >> this is your "Top level" circuit, or "module" Verilog code: module TOP (inpts, outputs); with j

end module Inputs: fluese are input FEOM somewhere Outputs: fluese drive signals TO somewhere => will discuss exfernal to FPGA later Specifying inputs = outputs: old way: name the inputs A,B,C,D and the output E module TOP (A,B,C,D,E); input A,B,C,D; output E; i end module

lets code this circuit:



we have 3 AND gates

Verilog: use data type "WIRE" to specify connections -> like a real wire that connects components on a circuit board

module TOP
$$(A_1B, C_1D_1E)$$
;
input $A_1B_1C_2D_3$
output E_3
wire $A_1B_1C_2D_3$ or wire B_3^3
wire E_3 wire D_3^3
now we need a wire to connect gates D
i (2) to (3)
wre C_{13}^3
wire C_{23}^3
next, perform logic using operators
 $S = AND$
 $1 = OP$
 $n = XOP$
 $n = NOT$
and use assign to perform logic
assign $C_1 = ASB_3^3$
 $assign (2 = CSD_3^3)$

shortcut: wire CI = A&B; Eimpliceit assigu wire (2=CBD; 05 wive ClyCz. CI= A&B; CZ=C&Di both are of: 1st method is need to keep de claration together, separated from assignents Then for output E: assign E= Cl & CZ; Code:

module TOP
$$(A, B, C, D, E)$$
;
input A, B, C, D_{j}
output E_{j}
wire A, B, C, D_{j}
vire E_{j}

mue ci'cs! assign CI = Á&B; assign (2= c & D; assign E= cigcz; end module

Subcircuits: lets put the 1st 2 AND gates into a subcircuit



subcircuit name is sub ? there are 2 have



code is:

module
$$suB(e,k,c)$$

input a,b ;
output C ;
 $assign C = a 8b$;
 eud module
now I place 2 copies f suB juside top
and specify connections
 \Rightarrow have to specify a "local name"
for suB inside TOP
module TOP (A,B,C,D,E);
input A,B,C,D;
 $output E$;
wire A,B,C,D;
 $output E$;
 $wire A,B,C,D;$
 $wire Ci;$ follows or der f arguments
 $wire Ci;$ for f arguments
 $wire Ci;$ follows or der f a

in verilog, use à "conditiona)" Verlog Jus hus => collection } wircs wire [1:0] N; MSB & PLSB then there are 2 wires: NEOJ 15 LSB NEIJ is MSB

Veriloy register mostly used as output & DFF or latch, => holds data

reg A; can think & a reg as a DFF or a "Iniver" that drives current (but mostly for DFFs)

problem: take following

wire D ;
reg Q1, Q2;
always
$$O$$
 (posedge c1k) begin
 $Q1 = D$;
 $Q2 = Q1$;
end
ambignone!
 $Q1 = Q1$;
 $Q2 = Q1$;
 $Q1 = Q1$;
 $Q2 = Q1$;
 $Q2 = Q1$;
 $Q1 = Q1$;
 $Q2 = Q1$;
 $Q2 = Q1$;
 $Q1 = Q1$;
 $Q2 = Q2$;
 $Q2 = Q1$;
 $Q2 = Q2$;
 $Q2 =$

utat we probably want is: 1. 1st edge, Q1 = D 2. 2^{ns} edge, Q2 = Q1

using Q1=D; oxecuting in series Q2=Q1; or parallel?

BLOCKING:
$$Q_1 = D_j$$
 evaluate
 $Q_2 = Q_1;$ continuously
NOV-BLOCKING $Q_1 \notin D_j$ evaluate $1^{\frac{-1}{2}}$,
 $Q_2 \notin Q_1;$ then assign
all at once

24;

reg
$$A, B, C;$$

always () (posedge clk) begin
 $A = 1;$
 $B = A;$
 $C = B;$

if this was a computer code, then things would happen soquentially => after (= B; they would all be = 1 so each statement "blocks" the next one form occurring until executed

In FPGA we want things to happen in parallel.

so after 1th clock: A-1 B= ? (2? Sng " 124 B=1 C=? 3<u>rd</u> " A= (3=1 (=[each statement is evaluated and assigned simultaneously, and are non-blocking For programmable logic, need to distinguish: BLOCKING Assymment: use = alway for combinatorial logic NON-BLOCKING Ascinnent: use 4= always for seguential login rule: for DFF inside always , me 2=



¥/

assign C = rA & rB;assign D = rA | rB;assign $E = rA^{n} RB;$ assign F = n rA; 3 not optional, drives endmodule output

ex: x is a wire (binary) if x is D, y=2, else y=5 wire x; wire (2:0]y; (need 3 bits to hold value) if (x) y=5; (or y= $\{i, p, i\}$) else y=2; (or y= $\{0, i, 0\}$ alternative: five fake y=x?5:2; Math verilog synthesizer can implement math !